El/los Circuitos de sincronización en fase (PLL) más reciente(s)

.hide-partial { max-height: none; } .show-more { display: none; }

.catnav-wrapper { height: auto; overflow: visible; } .catalog-nav-tabs ul { white-space: normal; }

Filtros aplicados:

Fabricante = Analog Devices Inc. Regrese a la ficha de Productos para modificar sus filtros actuales.

10/01/2025

- Suited for local oscillator generation for 5G applications or data converter clock applications.

08/01/2024

- Ultra-low noise frequency synthesizers used to implement LOs as high as 10GHz.

$Analog Devices Inc. Circuitos con bloqueo gradual (PPL) de fracción N ADF4382x$

07/24/2024

- A high-performance, ultra-low jitter, fractional-N phased-locked loop (PLL) with an integrated VCO.

Viendo: 1 - 3 de 3

Filtrar por:

10/01/2025

- Suited for local oscillator generation for 5G applications or data converter clock applications.

03/11/2025

- Devices have a high-frequency capability, low jitter, and programmable clock input and output delay.

08/01/2024

- Ultra-low noise frequency synthesizers used to implement LOs as high as 10GHz.

$Analog Devices Inc. Circuitos con bloqueo gradual (PPL) de fracción N ADF4382x$

07/24/2024

- A high-performance, ultra-low jitter, fractional-N phased-locked loop (PLL) with an integrated VCO.

01/02/2023

- Features high output frequency, ultra-low noise floor, and very low skew clocks distribution.

09/15/2022

- This JESD buffer, multiplexer, and divider have a high-frequency capability & extremely low jitter.

Viendo: 1 - 6 de 6