GS8161Z18DGD-400I

Name: GSI Technology GS8161Z18DGD-400I
Brand: GSI Technology
SKU: 464-GS8161Z18DGD400I
Price: 57.98 USD
Availability: OutOfStock

Images are for reference only
See Product Specifications

Mouser #:

464-GS8161Z18DGD400I

Mfr. #:

GS8161Z18DGD-400I

Mfr.:

GSI Technology

Description:

SRAM 2.5 or 3.3V 1M x 18 18M

Datasheet:

GS8161Z18DGD-400I Datasheet (PDF)

ECAD Model:

Download the free Library Loader to convert this file for your ECAD Tool. Learn more about ECAD Model.

More Information

Learn more about GSI Technology GS8161Z18DGD-400I

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

Product Attribute	Attribute Value	Select Attribute
Manufacturer:	GSI Technology
Product Category:	SRAM
RoHS:
Memory Size:	18 Mbit
Organization:	1 M x 18
Access Time:	4 ns
Maximum Clock Frequency:	400 MHz
Interface Type:	Parallel
Supply Voltage - Max:	3.6 V
Supply Voltage - Min:	2.3 V
Supply Current - Max:	275 mA, 355 mA
Minimum Operating Temperature:	- 40 C
Maximum Operating Temperature:	+ 85 C
Mounting Style:	SMD/SMT
Package / Case:	BGA-165
Packaging:	Tray
Brand:	GSI Technology
Memory Type:	SDR
Moisture Sensitive:	Yes
Product Type:	SRAM
Series:	GS8161Z18DGD
Factory Pack Quantity:	36
Subcategory:	Memory & Data Storage
Tradename:	NBT SRAM
Type:	NBT

Products found:

To show similar products, select at least one checkbox

Select at least one checkbox above to show similar products in this category.

Attributes selected: 0

Filter Document:

Datasheet

GS8161Z18DGD-400I Datasheet (PDF)

This functionality requires JavaScript to be enabled.

Compliance Codes

CNHTS:: 8542319090
CAHTS:: 8542320041
USHTS:: 8542320041
JPHTS:: 854232029
KRHTS:: 8542321020
TARIC:: 8542324500
MXHTS:: 8542320201
ECCN:: 3A991.b.2.b

Origin Classifications

Country of Origin:: Not available
Assembly Country of Origin:: Not available
Country of Diffusion:: Not available

The country is subject to change at the time of shipment.

NBT SRAMs

GSI Technology NBT SRAMs are 144Mbit and 288Mbit Synchronous Static SRAMs that utilize all available bus bandwidth. The SRAMs achieve this by eliminating the need to insert deselect cycles when the device is switched from read to write cycles. The devices' simplified interface is designed to use a data bus's maximum bandwidth. Because it is a synchronous device, address, data inputs, and read/write control inputs are captured on the rising edge of the input clock.